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Abstract
Two process-algebraic approaches have been developed for comparing two bisimulation-equivalent processes with respect to
speed: the one of Moller/Tofts equips actions with lower time bounds, while the other by Lüttgen/Vogler considers upper time
bounds instead.
This article sheds new light on both approaches by testifying to their close relationship. We introduce a general, intuitive concept
of “faster-than”, which is formalised by a notion of amortised faster-than preorder. When closing this preorder under all contexts,
exactly the two faster-than preorders investigated by Moller/Tofts and Lüttgen/Vogler arise. For processes incorporating both lower
and upper time bounds we also show that the largest precongruence contained in the amortised faster-than preorder is not a proper
preorder but a timed bisimulation. In the light of this result we systematically investigate under which circumstances the amortised
faster-than preorder degrades to an equivalence.
© 2006 Elsevier B.V. All rights reserved.
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1. Introduction
Process algebras provide a popular framework for modelling and analysing the communication behaviour of asyn-
chronous systems [7]. Various extensions of classical process algebras, such as Milner’s Calculus of Communicating
Systems (CCS) [19], are also well established in the literature, including timed process algebras [6]. Timed process
algebras add constructs for modelling timeouts and delays of actions, and thus enable one to reason not only about the
communication, or functional, behaviour of processes but also about their timing behaviour. Despite the vast literature
on timed process algebra, most of which has concentrated on capturing behaviour in terms of process equivalence and
reﬁnement, there is relatively little work on relating functionally equivalent processes with respect to speed. This is
surprising since designers of distributed algorithms are very interested in knowing which one out of several possible
solutions to a given problem is the most time efﬁcient one. Indeed, time efﬁciency is not something that can only
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be decided once an algorithm is implemented—often lower and/or upper time bounds on the algorithm’s actions are
known at design time [18].
Within timed process algebra, the idea of “faster-than” was ﬁrst addressed by Moller and Tofts [21] who studied an
extension of CCS, called TACSlt in this article, that allows for specifying lower time bounds of actions. They proposed
the MT-preorder which reﬁnes bisimulation [19] and has recently been put on ﬁrm theoretical grounds via a full-
abstraction result established by us in [17]. Previously, we had also investigated an analogous approach to extending
CCS with upper time bounds of actions, which resulted in the calculus TACSut and the LV-preorder [16]; this preorder
was also justiﬁed intuitively by a full-abstraction result. That latter work complements research in various Petri-net
[14,24] and process-algebra [9] frameworks that are equipped with a testing semantics [11] rather than a bisimulation
semantics. The main shortcoming of our previous research is that the reference preorders for the two full-abstraction
results—though similar in spirit—are quite different in detail and indeed somewhat tuned towards the desired outcomes.
In addition, we have not explored, and neither have others in the literature, the consequences of combining both lower
and upper time bounds in a single setting.
1.1. Contributions
This article presents a uniﬁed approach to studying faster-than preorders for asynchronous processes. It uniﬁes the
previously known results on faster-than preorders in two ways. Firstly, it proposes a natural reference preorder for
relating two processes with respect to speed: the amortised faster-than preorder. This preorder formalises the intuition
that the faster process must execute each action no later than the slower process does, while both processes must be
functionally equivalent in the sense of strong bisimulation [19]; here, “no later” refers to absolute time as measured
from the system start, as opposed to relative time which is used in our operational semantics and describes the passing
of time between actions. Although the amortised faster-than relation is more abstract than the reference preorders
considered in [17,16], we show that both the MT-preorder and the LV-preorder remain fully-abstract in TACSlt and
TACSut, respectively.
Secondly, this article characterises the largest precongruence contained in the amortised faster-than preorder when
combining the process calculi TACSlt and TACSut, so as to being able to specify both lower and upper time bounds
of actions. This is an important open problem in the literature, and it turns out that the resulting precongruence is not
a proper preorder but an equivalence, namely a variant of timed bisimulation [20]. The concluding part of this article
systematically investigates under which circumstances a proper preorder is obtained, and when exactly the amortised
faster-than preorder degrades to an equivalence. For example, we get a positive result as in [16] when we extend TACSut
by actions that may be delayed arbitrarily long; such lazy actions are useful for, e.g., modelling system errors that are
not bound to occur within some ﬁxed time interval.
The full-abstraction results of this article complete the picture of faster-than preorders within bisimulation-based
process algebras. On the one hand, the various published faster-than preorders can be traced back to the same notion of
“faster-than”, which is rooted in the concept of amortisation. On the other hand, the amortisation approach highlights
the limits for deﬁning a useful faster-than preorder that fully supports compositionality.
1.2. Organisation
The next section presents our process-algebraic framework of timed asynchronous communicating systems (TACS),
of which both TACSlt [21,17] and TACSut [16] are sub-calculi. Section 3 then introduces the amortised faster-than
preorder and generalises the full-abstraction results of [17,16]. For the full TACS calculus, Section 4 shows that the
amortised faster-than preorder degrades to a congruence rather than a precongruence, when closed under all contexts,
while Section 5 sheds further light on the borderline between precongruence and congruence results. Finally, Sections 6
and 7 discuss related work and present our conclusions, respectively.
2. Timed asynchronous communicating systems
Our process algebra TACS combines the timed process algebras TACSlt [17] and TACSut [16], both of which extend
Milner’s CCS [19] by permitting the speciﬁcation of lower and, respectively, upper time bounds for the execution of
actions and processes. These time bounds will be used in the next sections for comparing processes with respect to
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speed. Syntactically, TACS includes two types of actions: lazy actions  and urgent actions ; the idea is that the former
can idle arbitrarily, while the latter have to be performed immediately. It also includes one clock preﬁxing operator
“.”, called must-clock preﬁx, for specifying minimum delays and another “.”, called can-clock preﬁx, for specifying
maximum delays. Semantically and as in CCS, an action a or a communicates with the complements a or a, irrespective
of whether either action is urgent. This communication results in an urgent internal action, if both participating actions
are urgent, and a lazy internal action otherwise. Moreover, TACS adopts a concept of global, discrete time that behaves
as follows: process .P must wait for at least one time unit before it can start executing process P (lower time bound),
while process .P can wait for at most one time unit (upper time bound); thus,  can be understood as a potential time
step. Upper time bounds are technically enforced by the concept of maximal progress [13], such that time can only
pass if no urgent internal computation can be performed.
2.1. Syntax
The syntax of TACS is identical to CCS, except that we include the two clock-preﬁxing operators and distinguish
between lazy and urgent actions, as discussed above. Formally, let  be a countably inﬁnite set of lazy actions not
including the distinguished unobservable, internal action . With every a ∈  we associate a complementary action a,
and deﬁne  =df {a | a ∈ }. Each lazy action a ∈  (a ∈ , ) has an associated urgent variant, i.e., an action a
(a, ). We deﬁne  =df {a | a ∈ } and  =df {a | a ∈ }, and take A (A) to denote the set ∪∪ {} (∪∪ {}).
Complementation is lifted to∪ (∪) by deﬁning a =df a (a =df a).We let a, b, . . . (a, b, . . .) range over∪
( ∪ ) and , , . . . (, , . . .) over A (A). The syntax of TACS is deﬁned as follows:
P ::= 0 | x | .P | .P | .P | .P |P+P |P |P |P\L |P [f ] | x.P,
where x is a variable taken from a countably inﬁnite set V of variables, L ⊆ A\ {} is a restriction set, and f : A → A
is a ﬁnite relabelling. A ﬁnite relabelling satisﬁes the properties f () = , f (a) = f (a), and |{ | f () = }| < ∞.
The set of all terms is abbreviated by P̂ , and we deﬁne L =df {a | a ∈ L}. We use the standard deﬁnitions for the
semantic sort sort(P ) ⊆ ∪ of some term P , open and closed terms, and contexts (terms with a “hole”). A variable
is called guarded in a term if each occurrence of the variable is within the scope of an action- or -preﬁx. Moreover,
we require for terms of the form x.P that x is guarded in P . Note that, since  only denotes a potential time step, .P
can perform the actions of P immediately, whence  does not count as a guard. We refer to closed and guarded terms
as processes, with the set of all processes written as P , and let ≡ stand for syntactic equality.
2.2. Semantics
The operational semantics of a TACS term P ∈ P̂ is given by a labelled transition system and an urgent action set.
The labelled transition system has the form 〈P̂,A ∪ {},−→, P 〉, where P̂ is the set of states, A ∪ {} the alphabet,
−→⊆ P̂ × (A ∪ {}) × P̂ the transition relation, and P the start state. Transitions labelled with an action  are
called action transitions that, like in CCS, are either internal activities or local handshake communications in which
two processes may synchronise to take a joint state change together (Table 1). Transitions labelled with the clock
symbol  are called clock transitions representing a recurrent global synchronisation that encodes the progress of time
(Table 3). Note that the transition relation is labelled by ordinary (lazy) actions only. Urgency is dealt with in an
orthogonal fashion by urgent action sets. The urgent action set of some term P is deﬁned by the rules shown in
Table 2 and contains exactly the urgent actions in which P can initially engage. Note that the communication of two
complementary actions results in an urgent silent action only if the two participating actions are urgent.
According to our operational rules, the action-preﬁx terms .P and .P may engage in action  and then behave
like P . The processes .P ( ∈ A) and a.P (a ∈ ∪) may also idle, i.e., engage in a clock transition to themselves,
as process 0 does; the rationale is that even an urgent communication action may have to wait for a communication
partner. The preﬁx a expresses a potential urgency which becomes actual only in a synchronisation with the urgent
complementary action a; see also below. The must-clock preﬁx term .P can only engage in a clock transition to P ;
thus,  stands for a delay of exactly one time unit, and it can be used to deﬁne lower time bounds, since P may perform
further time steps due to clock preﬁxes, lazy actions or waiting for a communication. The can-clock preﬁx term .P
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Table 1
Operational semantics for TACS (action transitions)
Act
−−
.P
−→ P
uAct
−−
.P
−→ P
uPre
P
−→ P ′
.P
−→ P ′
Sum1
P
−→ P ′
P + Q −→ P ′
Sum2
Q
−→ Q′
P + Q −→ Q′
Rec
P
−→ P ′
x.P
−→ P ′[x.P/x]
Com1
P
−→ P ′
P |Q −→ P ′|Q
Com2
Q
−→ Q′
P |Q −→ P |Q′
Com3
P
a−→ P ′ Q a−→ Q′
P |Q −→ P ′|Q′
Rel
P
−→ P ′
P [f ] f ()−→ P ′[f ]
Res
P
−→ P ′
P \L −→ P ′ \L
 /∈L∪L
Table 2
Urgent action sets
U(.P ) =df ∅ U(.P ) =df {} U(0) =df ∅
U(.P ) =df ∅ U(.P ) =df ∅ U(x) =df ∅
U(P \L) =df U(P ) \ (L ∪ L) U(P [f ]) =df {f () |  ∈ U(P )} U(x.P ) =df U(P )
U(P + Q) =df U(P ) ∪ U(Q) U(P |Q) =df U(P ) ∪ U(Q) ∪ { |U(P ) ∩ U(Q) = ∅}
Table 3
Operational semantics for TACS (clock transitions)
tNil
−−
0 −→ 0
tAct
−−
.P
−→ .P
tuAct
−−
a.P
−→ a.P
tPre
−−
.P
−→ P
tuPre
−−
.P
−→ P
tRec
P
−→ P ′
x.P
−→ P ′[x.P/x]
tSum
P
−→ P ′ Q −→ Q′
P + Q −→ P ′ + Q′
tCom
P
−→ P ′ Q −→ Q′
P |Q −→ P ′|Q′
 /∈ U(P |Q)
tRel
P
−→ P ′
P [f ] −→ P ′[f ]
tRes
P
−→ P ′
P \L −→ P ′ \L
can additionally perform any action transition that P can engage in; in this sense,  represents a delay of at most one
time unit and can be used to deﬁne arbitrary upper time bounds.
The term P |Q stands for the parallel composition of P and Q according to an interleaving semantics with synchro-
nised communication on complementary actions resulting in the internal action . Time has to proceed equally on both
sides of the operator. The side condition of Rule (tCom) ensures that P |Q can only progress on , if it cannot engage
in any urgent internal computation, in accordance with our notion of maximal progress. Thus, due to the urgency of the
actions, a.P | a.Q cannot perform a time step. On the other hand, a.P | b.Q or a.P | a.Q can, since communication
is not possible or can at least be delayed; thus, a is urgent but also patient. Note that predicates within structural
operational rules, such as  /∈ U(P |Q) in Rule (tCom), are well understood [23].
The summation operator + denotes nondeterministic choice such that P + Q may behave like P or Q. Again, time
has to proceed equally on both sides of summation, whence P + Q can engage in a clock transition and delay the
nondeterministic choice if and only if both P and Q can. The restriction operator\L prohibits the execution of actions
in L ∪ L and, thus, permits the scoping of actions. P [f ] behaves exactly as P where actions are renamed by the
relabelling f . Finally, x. P denotes recursion, i.e., x. P behaves as a distinguished solution of the equation x = P .
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The rules for action transitions are the same as for CCS, with the exception of the rule for the new can-clock preﬁx
and the rule for recursion; however, the latter is equivalent to the standard CCS rule over guarded terms [5]. It is
important to note that both faster-than settings previously investigated by us in [17,16] can be found within TACS. The
sub-calculus obtained when considering only lazy actions (urgent actions) and only must-clock preﬁxing (can-clock
preﬁxing) is exactly the calculus TACSlt (TACSut) studied in [17,16]. For improving readability we also writeP lt (Put)
for the set of processes in TACSlt (TACSut).
The operational semantics for TACS possesses several important properties [13]. Firstly, it is time-deterministic, i.e.,
progress of time does not resolve choices. Formally, P −→ P ′ and P −→ P ′′ implies P ′ ≡ P ′′, for all P,P ′, P ′′ ∈ P̂ ,
which can easily be proved by induction on the structure of P . This property is very intuitive, as only actions can
resolve choices, and also technically convenient. Secondly, by our variant of maximal progress, a guarded term P can
engage in a clock transition exactly if it cannot engage in an urgent internal transition. Formally, P −→ if and only
if  /∈ U(P ), for all guarded terms P . In particular, processes in TACSlt satisfy laziness: they can always engage in a
clock transition. Last, but not least, we note that the sort sort(P ) of any process P is ﬁnite. This is because we only
allow ﬁnite relabellings.
3. Generalised full-abstraction results
This section presents our uniﬁed approach to “faster-than” by introducing a very simple and intuitive preorder,
the amortised faster-than preorder, which captures the essence of faster-than within a bisimulation-based setting, as
discussed below.Using this preorder as a reference preorder,we show that theLV-preorder [16] and theMT-preorder [21]
are fully-abstract within the TACSut and TACSlt sub-calculi of TACS, respectively.
Deﬁnition 1 (Amortised faster-than preorder). A family (Ri )i∈N of relations over P , indexed by natural numbers
(including 0), is a family of amortised faster-than relations if, for all i ∈ N, 〈P,Q〉 ∈ Ri , and  ∈ A:
(1) P −→ P ′ implies ∃Q′, k, l.Q −→k −→ −→l Q′ and 〈P ′,Q′〉 ∈ Ri+k+l .
(2) Q −→ Q′ implies ∃P ′, k, l. k+l i, P −→k −→ −→l P ′, and 〈P ′,Q′〉 ∈ Ri−k−l .
(3) P −→ P ′ implies ∃Q′, k1−i. Q −→k Q′ and 〈P ′,Q′〉 ∈ Ri−1+k .
(4) Q −→ Q′ implies ∃P ′, k i+1. P −→k P ′ and 〈P ′,Q′〉 ∈ Ri+1−k .
We writeP ∼ i Q if 〈P,Q〉 ∈ Ri for some family (Ri )i∈N of amortised faster-than relations, and call ∼ 0 the amortisedfaster-than preorder.
Here, −→k stands for k consecutive clock transitions. It is easy to show that ∼ 0 is indeed a preorder.While reﬂexivity is
obvious, transitivity follows immediately from the property ∼ i◦ ∼j ⊆ ∼ i+j , for any i, j ∈ N. Furthermore, (∼ i )i∈N
is the (componentwise) largest family of amortised faster-than relations.
The above deﬁnition reﬂects our intuition that processes that perform delays later along execution paths are faster
than functionally equivalent ones that perform delays earlier; this is because the former processes are executing actions
at earlier absolute times (as measured from the start of the processes) than the latter ones.As a simple example, consider
the processes P =df a.b...c.0 and Q =df .a..b.c.0. Roughly speaking, in process P, actions a, b are executed at
absolute time 0 and action c at absolute time 2. In process Q, analogously, action a is executed at absolute time 1 and
actions b, c at absolute time 2. Hence, every action in P is executed earlier than, or at the same absolute time as in Q,
whence P is strictly faster than Q. This idea is formalised in the above deﬁnition as follows: Q is permitted to match
an a from P by a; the additional time step is saved as a credit by increasing the index of R such that P can perform
this time step when needed, i.e., after its b. Thus, in Deﬁnition 1, an action or clock transition is matched by allowing
the matching process fewer or more clock transitions as far as this is allowed by the available credit; the difference in
the number of clock transitions is added to or subtracted from the credit. In this sense, our deﬁnition is a canonical
translation of the idea of amortisation.
The amortised faster-than preorder is not yet suited as a process-algebraic behavioural relation since it is not a
precongruence. To see this, we study the processesP =df c.a..b.0+c.a.b.0 andQ =df c.a.b.0. The family (Ri )i∈N of
amortised faster-than relations deﬁned by R0 =df {〈P,Q〉}∪{〈R,R〉 | R ∈ P}, R1 =df {〈a..b.0, a.b.0〉, 〈.b.0, b.0〉,
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〈b.0, b.0〉, 〈0, 0〉} and Ri =df ∅, for i >1, testiﬁes to P ∼ 0 Q; note that P
c−→ a..b.0 is matched by Q −→ c−→ a.b.0
and 〈a..b.0, a.b.0〉 ∈ R1. However, for R =df x.(.d.0 | .x), where d is a ‘fresh’ action not occurring in the
sorts of P and Q, we can show that P |R  ∼ 0Q |R. Transition P |R
c−→ a..b.0 |R would need to be matched by
a sequence of transitions Q |R −→k c−→ a.b.0 | d.0 | · · · | d.0 |R, for some k ∈ N and k parallel components d.0,
such that a..b.0 |R ∼ k a.b.0 | d.0 | · · · | d.0 |R holds. Now, let the latter process engage in all d-computations of the
k components d.0. Since d is a fresh action, these can only be matched by unfolding process R in a..b.0 |R k-times
and by executing k clock transitions and k d-transitions. Thus, a..b.0 |R ∼ 0 a.b.0 |R would necessarily follow, i.e.,
no credit remains. While the right-hand process can now engage in the sequence a.b, the left-hand process can only
match action a, but not also action b due to the lack of credit.
The remainder of this article is concerned with the characterisation of the largest precongruence contained in ∼ 0,
for various sub-calculi of TACS, in particular TACSut and TACSlt . We will also discuss below which variants of ∼ 0
have been used for TACSut and TACSlt in [17,16], and for notational convenience we will write ∼uti and ∼
lt
i
when
restricting ∼ i to processes in TACSut and TACSlt , respectively. The technical development of our characterisations
will rely on the following well-known result from universal algebra.
Theorem 2 (Universal algebra). For every preorder X over TACS processes, there exists a largest precongruence Xc
in X satisfying
Xc = {〈P,Q〉 | 〈C[P ], C[Q]〉 ∈ X for all contexts C[_]}.
If Y is a further TACS preorder such that Xc ⊆ Y ⊆ X, then Xc = Y c.
3.1. The LV-preorder is fully abstract in TACSut
TACSut is the sub-calculus of TACS that emerges when restricting ourselves to urgent actions  and can-clock
preﬁxing  only, i.e., disregarding lazy actions and must-clock preﬁxing. We start off by recalling some deﬁnitions and
a key result from [16].
Deﬁnition 3 (LV-preorder [16]). A relation R over Put is an LV-relation if, for all 〈P,Q〉 ∈ R and  ∈ A:
(1) P −→ P ′ implies ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
(2) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
(3) P −→ P ′ implies U(Q) ⊆ U(P ) and ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
We write P ∼ lv Q if 〈P,Q〉 ∈ R for some LV-relation R, and call ∼ lv the LV-preorder.
This deﬁnition is of an elegant simplicity, since an LV-relation essentially combines bisimulation on actions with
simulation on clock steps; the condition on the inclusion of urgent sets had to be added to obtain a precongruence for
parallel composition.
We also introduced in [16] an amortised variant of the LV-preorder which, in contrast to the amortised faster-than
preorder of Deﬁnition 1, does not allow for leading and trailing clock transitions when matching action transitions—just
as for the LV-preorder. Also, for matching clock transitions, the increase or decrease of the credit is restricted.
Deﬁnition 4 (Amortised LV-preorder [16]). A family (Ri )i∈N of relations over Put is a family of amortised LV-
relations if, for all i ∈ N, 〈P,Q〉 ∈ Ri , and  ∈ A:
(1) P −→ P ′ implies ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ Ri .
(2) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ Ri .
(3) P −→ P ′ implies (a) ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ Ri , or (b) i>0 and 〈P ′,Q〉 ∈ Ri−1.
(4) Q −→ Q′ implies (a) ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ Ri , or (b) 〈P,Q′〉 ∈ Ri+1.
We write P ∼ lvi Q if 〈P,Q〉 ∈ Ri for some family (Ri )i∈N of amortised LV-relations, and call ∼
lv
0 the amortised
LV-preorder.
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An important result of [16] that relates the above preorders is the following.
Theorem 5 (Full abstraction [16]). The LV-preorder ∼ lv is the largest precongruence contained in ∼
lv
0 .
The next theorem is the main result of this section and, because of ∼ lv0 ⊆ ∼
ut
0 , generalises the above theorem.
Theorem 6 (Generalised full abstraction in TACSut). The LV-preorder ∼ lv is the largest precongruence contained
in ∼ut0 .
Proof. According to Theorems 2 and 5 it is sufﬁcient to establish (∼ut0 )c ⊆ ∼
lv
0 ⊆ ∼
ut
0 . Inclusion
∼ lv0 ⊆ ∼
ut
0 is
obvious frombothpreorders’deﬁnition.Toprove (∼ut0 )c ⊆ ∼
lv
0 we show that
∼auxi =df {〈P,Q〉 |CPQ[P ] ∼
ut
i
CPQ[Q]},
for i ∈ N, CPQ[_] =df _ | x. .(..x + d.0) and a ‘fresh’ action d that is not in the sorts of P and Q, deﬁnes a family
of amortised LV-relations. Note that, obviously, (∼ut0 )c ⊆ ∼
aux
0 . Now, let P
∼auxi Q, for some i ∈ N. We have to check
the four conditions of Deﬁnition 4:
(1) P −→ P ′:
Hence, CPQ[P ] −→ CPQ[P ′]. Since CPQ[P ] ∼uti CPQ[Q], there are Q̂′, k, l such that CPQ[Q]
−→k −→ −→l Q̂′
and CPQ[P ′] ∼uti+k+l Q̂′. We observe that CPQ[Q] always offers an initial urgent , i.e.,  ∈ U(CPQ[Q]), and
that—to deal with the case  = —the -derivative of the context enables the distinguished urgent action d, which
is not offered by CPQ[P ′]; we conclude that k=l=0 and Q̂′ ≡ CPQ[Q′] for some Q′ with Q −→ Q′. In addition,
we obviously have sort(P ′) ⊆ sort(P ) and sort(Q′) ⊆ sort(Q), which means by the construction of CPQ[_] that
CPQ[P ′] ∼uti CPQ[Q′] implies CP ′Q′ [P ′] ∼
ut
i
CP ′Q′ [Q′]. In summary we have established the existence of a Q′
such that Q −→ Q′ and P ′ ∼auxi Q′.
(2) Q −→ Q′:
Hence, CPQ[Q] −→ CPQ[Q′]. Because of CPQ[P ] ∼uti CPQ[Q] we know of the existence of P̂ ′, k, l such that
k+l i, CPQ[P ] −→
k −→ −→l P̂ ′, and P̂ ′ ∼uti−k−l CPQ[Q′]. Again, due to the -derivative in the context enabling
the distinguished action d and since  ∈ U(CPQ[_]), we have k=l=0 and P̂ ′ ≡ CPQ[P ′] for aP ′ withP −→ P ′.As
above we infer CP ′Q′ [P ′] ∼uti CP ′Q′ [Q′]. Summarising, there exists some P ′ satisfying P
−→ P ′ and P ′ ∼auxi Q′.
(3) P −→ P ′:
Hence, CPQ[P ] can engage in the following three-step sequence of transitions: CPQ[P ] −→ P | (..HPQ +
d.0) −→ P ′ | (.HPQ + d.0) −→ CPQ[P ′], where HPQ =df x. .(..x + d.0).
Starting with premise CPQ[P ] ∼uti CPQ[Q] and the ﬁrst step of CPQ[P ] above, as well as considering the urgent
-actions in CPQ[_] and d being a distinguished action, we ﬁnd ourselves in one of the following two cases:
(a) CPQ[Q] −→ −→ Q′ | (.HPQ + d.0) for someQ′ such thatQ −→ Q′ andP | (..HPQ + d.0) ∼uti+1 Q′ | (.HPQ+ d.0),
(b) CPQ[Q] −→ Q | (..HPQ + d.0), as well as P | (..HPQ + d.0)∼uti Q | (..HPQ + d.0).
We consider each case in turn.
(a) The second step of CPQ[P ], i.e., the clock transition, must be trivially matched by Q′ | (.HPQ + d.0) since
 ∈ U(Q′ | (.HPQ + d.0)). Hence, P ′ | (.HPQ + d.0) must have used one credit when performing its clock
transition and P ′ | (.HPQ + d.0) ∼uti Q′ | (.HPQ + d.0).
(b) The second step of CPQ[P ] can only be matched by either
(i) a single clock transition Q | (..HPQ + d.0) −→ Q′ | (.HPQ + d.0), for some Q′ with Q −→ Q′, and
P ′ | (.HPQ + d.0) ∼uti Q′ | (.HPQ + d.0); note that further clock transitions are impossible since the ﬁrst
one makes the second urgent -action of the context available; or
(ii) consuming one credit (only applicable if i>0), i.e., P ′ | (.HPQ + d.0) ∼uti−1 Q | (..HPQ + d.0).
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In Cases (3a) and (3b.i), the third step of CPQ[P ] above can only be matched by Q′|(.HPQ + d.0) −→ CPQ[Q′]
such that CPQ[P ′] ∼uti CPQ[Q′], because of the distinguished d-action and the -actions of the context.
In Case (3b.ii), the third step of CPQ[P ] above implies, due to the distinguished d-action and the urgent -actions
offered by the context, that either
1. Q | (..HPQ + d.0) −→ Q′ | (.HPQ + d.0) −→ CPQ[Q′] for some Q′ such that Q −→ Q′ and CPQ[P ′] ∼uti
CPQ[Q′]; or
2. Q | (..HPQ + d.0) −→ CPQ[Q] and CPQ[P ′] ∼uti−1 CPQ[Q]. The latter implies CP ′Q[P ′] ∼
ut
i−1 CP ′Q[Q]
since sort(P ′) ⊆ sort(P ).
Summarising, for Cases (3a), (3b.i) and (3b.ii.1), we have established the existence of a Q′ satisfying Q −→ Q′
and P ′ ∼auxi Q′. For Case (3b.ii.2) we have i>0 and P ′ ∼
aux
i−1 Q.
(4) Q −→ Q′:
Hence, CPQ[Q] can engage in the following three-step sequence of transitions: CPQ[Q] −→ Q | (..HPQ +
d.0) −→ Q′ | (.HPQ + d.0) −→ CPQ[Q′], where HPQ is deﬁned as above. Considering the ﬁrst step of this
sequence and the premise CPQ[P ] ∼uti CPQ[Q], we ﬁnd ourselves in one of the following two cases, again due to
the - and d-actions of the context:
(a) CPQ[P ] −→ P | (..HPQ + d.0), for which P | (..HPQ + d.0) ∼uti Q | (..HPQ + d.0).
(b) CPQ[P ] consumes one additional credit after  (only applicable if i>0), i.e. CPQ[P ] −→ P | (..HPQ +
d.0) −→ P ′ | (.HPQ + d.0) as well as P ′ | (.HPQ + d.0) ∼uti−1 Q | (..HPQ + d.0), where P ′ is such that
P
−→ P ′.
We consider each case in turn.
(a) For matching the second step of the above three-step sequence, there exist two possibilities:
(i) P | (..HPQ + d.0) does nothing and gains one credit, which leads to P | (..HPQ
+ d.0) ∼uti+1 Q′ | (.HPQ + d.0). The third step of CPQ[Q] is then matched by either
1. P | (..HPQ + d.0) −→ P ′ | (.HPQ + d.0) −→ CPQ[P ′] and CPQ[P ′] ∼uti CPQ[Q′], where P ′ is such
that P −→ P ′; note that the -step can only be performed by the context as action d is distinguished; or
2. P | (..HPQ + d.0) −→ CPQ[P ] and CPQ[P ] ∼uti+1CPQ[Q′]; we get CPQ′ [P ] ∼
ut
i+1 CPQ′ [Q′] because of
sort(Q′) ⊆ sort(Q).
(ii) P | (..HPQ + d.0) −→ P ′ | (.HPQ + d.0), where P −→ P ′ such that P ′ | (.HPQ + d.0) ∼uti Q′ | (.HPQ+ d.0). Note thatP | (..HPQ+d.0) cannot engage in more than one clock transition, due to the availability
of an urgent  in the context after the ﬁrst clock transition. The third step of CPQ[Q] can only be matched
by P ′ | (.HPQ + d.0) −→ CPQ[P ′], because of the urgent -actions and the distinguished action d in
the context.
Summarising, in Cases (4a.i.1) and (4a.ii) we have shown the existence of some P ′ with P −→ P ′ and
P ′ ∼auxi Q′. In Case (4a.i.2) we have established P ∼
aux
i+1 Q
′
.
(b) Since P ′ | (.HPQ + d.0) cannot perform any time step, it must match the second step of CPQ[Q] by doing
nothing; thus, we ﬁnd ourselves in Case (4a.ii) again, which we had just settled. 
3.2. The MT-preorder is fully abstract in TACSlt
We turn our attention to the TACS sub-calculus TACSlt in which only lazy actions  and the must-clock preﬁx  are
available, but not urgent actions and the can-clock preﬁx. Although a -preﬁx corresponds to exactly one time unit,
these preﬁxes specify lower time bounds for actions in this fragment, since actions can always be delayed arbitrarily.We
ﬁrst recall the faster-than preorder introduced by Moller and Tofts in [21], to which we refer as Moller–Tofts preorder,
or MT-preorder for short.
Deﬁnition 7 (MT-preorder [21]). A relation R over P lt is an MT-relation if, for all 〈P,Q〉 ∈ R and  ∈ A:
(1) P −→ P ′ implies ∃Q′, k, P ′′.Q −→k −→ Q′, P ′ −→k P ′′, 〈P ′′,Q′〉 ∈ R.
(2) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
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(3) P −→ P ′ implies ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
(4) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
We write P ∼mtQ if 〈P,Q〉 ∈ R for some MT-relation R, and call ∼mt the MT-preorder.
It is easy to see that ∼mt is indeed a preorder and that it is the largest MT-relation. We have also proved in [17]
that ∼mt is a precongruence for all TACSlt operators. The only difﬁcult and non-standard part of that proof concerned
compositionality regarding parallel composition and was based on the following commutation lemma.
Lemma 8 (Commutation lemma [17]). Let P, P ′ ∈ P lt and w ∈ (A ∪ {})∗. If P w−→ −→k P ′, for k ∈ N, then
∃P ′′. P −→k w−→ P ′′ and P ′ ∼mt P ′′.
This lemma holds as well within the slightly more general setting of Section 5.2, in which also can-clock preﬁxes
are allowed. We also introduced in [17] an amortised variant of the MT-preorder, which is however less abstract than
the amortised faster-than preorder of Deﬁnition 1.
Deﬁnition 9 (Amortised MT-preorder [17]). A family (Ri )i∈N of relations over P lt is a family of amortised MT-
relations if, for all i ∈ N, 〈P,Q〉 ∈ Ri , and  ∈ A:
(1) P −→ P ′ implies ∃Q′, k.Q −→k −→ Q′ and 〈P ′,Q′〉 ∈ Ri+k .
(2) Q −→ Q′ implies ∃P ′, k i. P −→k −→ P ′ and 〈P ′,Q′〉 ∈ Ri−k .
(3) P −→ P ′ implies ∃Q′, k0. k1−i, Q −→k Q′, and 〈P ′,Q′〉 ∈ Ri−1+k .
(4) Q −→ Q′ implies ∃P ′, k0. k i+1, P −→k P ′, and 〈P ′,Q′〉 ∈ Ri+1−k .
We write P ∼mti Q if 〈P,Q〉 ∈ Ri for some family (Ri )i∈N of amortised MT-relations, and call ∼
mt
0 the amortised
MT-preorder.
When comparing Deﬁnitions 9 and 1, it is obvious that ∼mt0 ⊆ ∼
lt
0 . While Conditions (3) and (4) coincide in
Deﬁnitions 9 and 1, Conditions (1) and (2) do not allow clock transitions to trail the matching -transition—just as it
is the case in Condition (1) in Deﬁnition 7. We recall the following full-abstraction result of [17].
Theorem 10 (Full abstraction [17]). The MT-preorder ∼mt is the largest precongruence contained in ∼
mt
0 .
We generalise this full-abstraction result here by replacing ∼mt0 by ∼
lt
0 .
Theorem 11 (Generalised full abstraction in TACSlt). The MT-preorder ∼mt is the largest precongruence contained
in ∼lt0 .
The proof of this theorem requires the following proposition, which closes the gap between Condition (1) of Deﬁ-
nitions 9 and 1.
Proposition 12. In a setting with lazy actions only, Condition (1) of our deﬁnition of ∼ i (cf. Deﬁnition 1) can be
replaced by
(1′) P −→ P ′ implies ∃Q′, k.Q −→k −→ Q′ and 〈P ′,Q′〉 ∈ Ri+k .
without changing the preorder, i.e., ∼ 0 = ∼
′
0, when referring to the family of faster-than relations using Condition (1′)
instead of Condition (1) as (∼′i )i∈N.
Proof. The inclusion ∼′0 ⊆ ∼ 0 is obvious, as Condition (1) is less stringent than Condition (1′). For establishing the
other inclusion we show that (∼ i )i∈N is an amortised faster-than family in the sense of Condition (1′). It sufﬁces to
consider the case P ∼ iQ and P
−→ P ′ for some P ′ and , as Conditions (2)–(4) are the same for both faster-than
families.
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In this case, the deﬁnition of ∼ i yields the existence of Q′, Q̂′, k, l such that Q
−→k Q̂′ −→ −→l Q′ and
P ′ ∼ i+k+l Q′. The commutation lemma, Lemma 8, then provides a Q′′ satisfying Q̂′
−→l −→ Q′′ and Q′ ∼mt Q′′.
Since ∼mt = (∼
mt
0 )
c ⊆ ∼mt0 , byTheorem 10, and ∼
mt
0 ⊆ ∼ 0, we haveQ′ ∼ 0 Q′′. Further, by the property ∼m◦∼ n ⊆
∼m+n for anym, n ∈ N, we conclude fromP ′ ∼ i+k+l Q′ ∼ 0 Q′′ thatP ′ ∼ i+k+l Q′′. Summarisingwe have established
the existence of a Q′′ such that Q −→k+l −→ Q′′ and P ′ ∼ i+(k+l) Q′′, as desired. 
For the purposes of this section we only consider ∼′0 on processes in TACSlt . We are now able to prove Theorem 11.
Proof of Theorem 11. Because of Theorem 10 and Proposition 12, it sufﬁces to show (∼mt0 )c = (∼
′
0)
c
. According
to Theorem 2 this can be done by establishing (∼′0)c ⊆ ∼
mt
0 ⊆ ∼
′
0. The inclusion
∼mt0 ⊆ ∼
′
0 is obvious since
Condition (2) of ∼mti is stronger than Condition (2) of ∼
′
i
, for any i ∈ N. The other inclusion (∼′0)c ⊆ ∼
mt
0 follows
since ∼auxi =df {〈P,Q〉 |CPQ[P ] ∼
′
i
CPQ[Q] |id.0} is a family of amortisedMT-relations in the sense ofDeﬁnition 9.
Here, CPQ[_] =df _ | x. .(d.0 | x), with d being a distinguished action not in the sorts of P and Q. Moreover, id.0
denotes i replications of the parallel component d.0; for notational convenience we will identify some process _ | 0
with _ in the remainder of this article. Again, (∼′0)c ⊆ ∼
aux
0 is obvious.
We now prove that (∼auxi )i∈N is indeed a family of amortised MT-relations. Let P ∼
aux
i
Q be arbitrary; we have to
check the four conditions of Deﬁnition 9:
(1) P −→ P ′:
Hence, CPQ[P ] −→ CPQ[P ′]. Since P ∼auxi Q we know of some Q̂′, k such that CPQ[Q] |id.0
−→k −→ Q̂′ and
CPQ[P ′] ∼′i+k Q̂′. By the context’s construction, this implies Q̂′ ≡ CPQ[Q′] |i+kd.0, for a Q′ with Q
−→k −→
Q′. Because of sort(P ′) ⊆ sort(P ) and sort(Q′) ⊆ sort(Q), it also follows that P ′ ∼auxi+k Q′.
(2) Q −→ Q′:
Hence, CPQ[Q] |id.0 d−→
i
CPQ[Q] −→ CPQ[Q′]. Since (i) P ∼auxi Q, (ii) d is a distinguished action, and
(iii) CPQ[P ] has only i credits available, CPQ[P ] must match the d-transitions by CPQ[P ]( −→ d−→)i CPQ[P ′′]
(essentially), where P −→i P ′′ and CPQ[P ′′] ∼′0 CPQ[Q].
Since CPQ[P ′′] has no credits available, the -transition above must be matched by an -step of P ′′ without
any preceding or trailing clock transitions, i.e., CPQ[P ′′] −→ CPQ[P ′] for some P ′ such that P ′′ −→ P ′ and
CPQ[P ′] ∼′0 CPQ[Q′]. As above we may conclude P
−→i −→ P ′, for some P ′ with P ′ ∼aux0 Q′.
(3) P −→ P ′:
Hence, CPQ[P ] −→ CPQ[P ′] | d.0 d−→ CPQ[P ′]. Because of P ∼auxi Q, the clock transition must be matched
by CPQ[Q] |id.0 −→
k
Q̂′ for some Q̂′ and k1−i such that CPQ[P ′] | d.0 ∼′i−1+k Q̂′. Due to the context’s
construction, Q̂′ ≡ CPQ[Q′′] |i+kd.0, for some Q′′ with Q −→
k
Q′′.
For matching the d-transition above we know of the existence of Q̂′′, l such that Q̂′ −→l d−→ Q̂′′ and CPQ[P ′]
∼′i−1+k+l Q̂′′. By the context’s deﬁnition, this implies CPQ[Q′′] |i+kd.0
−→l CPQ[Q′] |i+k+ld.0 d−→
CPQ[Q′]|i+k+l−1d.0, for some process Q′ satisfying Q −→
k
Q′′ −→l Q′ and P ′ ∼auxi−1+(k+l) Q′. Moreover,
k+l1−i since k1−i.
(4) Q −→ Q′:
Hence, CPQ[Q] |id.0 d−→
i
CPQ[Q] −→ CPQ[Q′] | d.0 d−→ CPQ[Q′]. As we have P ∼auxi Q, the i d-transitions
must (essentially) be matched by CPQ[P ]( −→ d−→)i CPQ[P ′′], for some P ′′ which satisﬁes P −→
i
P ′′ and
CPQ[P ′′] ∼′0 CPQ[Q]. Note that d is a distinguished action and CPQ[P ] has only i credits available. The clock
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transition above can potentially be matched in two ways:
(a) CPQ[P ′′] −→ CPQ[P ′] | d.0, for a process P ′ such that P ′′ −→ P ′ and CPQ[P ′] | d.0 ∼′0 CPQ[Q′] | d.0. Due
to the lack of credits, the ﬁnal d-transition above must be matched by CPQ[P ′] | d.0 d−→ CPQ[P ′] such that
CPQ[P ′] ∼′0 CPQ[Q′].
(b) CPQ[P ′′]∼′1CPQ[Q′] | d.0, i.e., the left-hand side decides to do nothing and thus gain one credit. This credit
must be spent immediately when matching the ﬁnal d-transition above, since d is a distinguished action.
Hence, CPQ[P ′′] −→ CPQ[P ′] | d.0 d−→ CPQ[P ′], for some P ′ with P ′′ −→ P ′ and CPQ[P ′] ∼′0 CPQ[Q′].
Note that CPQ[P ′′] cannot engage in more than one clock transition since it has only a single credit available.
Summarising, we have shown in both cases the existence of some P ′ such that P −→i −→ P ′ and, because of
sort(P ′) ⊆ sort(P ) and sort(Q′) ⊆ sort(Q), P ′ ∼aux Q′. 
Theorems 6 and 11 testify not only to the elegance of the amortised faster-than preorder as a very intuitive faster-than
preorder, but also as a uniﬁed starting point to approaching faster-than relations on processes.
4. Full abstraction in TACS
Having identiﬁed the largest precongruence contained in the amortised preorder for the sub-calculi TACSut and
TACSlt of TACS, it is natural to investigate the same issue for the full calculus.
For a calculus with must-clock preﬁxing and urgent actions, Moller and Tofts informally argued in [21] that a
precongruence over bisimulation-equivalent processes cannot satisfy a property one would, at ﬁrst sight, expect
from a faster-than preorder, namely that omitting a must-clock preﬁx should result in a faster process. This intu-
ition can be backed up by a more general result within our setting, which includes must-clock preﬁxing and urgent
actions, too.
Our result is not just based on a speciﬁc property; instead, we have a semantic deﬁnition of an intuitive faster-than
as the coarsest precongruence reﬁning the amortised faster-than preorder, and we will show that this precongruence
degrades to a congruence, rather than a proper precongruence. This congruence turns out to be a variant of timed
bisimulation, whence we start off by recalling the standard deﬁnition of timed bisimulation [20] ﬁrst.
Deﬁnition 13 (Timed bisimulation). A relation R over P is a timed bisimulation relation if, for all 〈P,Q〉 ∈ R and
 ∈ A:
(1) P −→ P ′ implies ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
(2) P −→ P ′ implies ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
(3) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
(4) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
We write P ∼t Q if 〈P,Q〉 ∈ R for some timed bisimulation relation R, and call ∼t timed bisimulation.
It is obvious that timed bisimulation ∼t is an equivalence and that it reﬁnes the amortised faster-than preorder ∼ 0.
However, ∼t is not a congruence for TACS since it is not compositional for parallel composition. To see this, consider
the processes a.0 + b.0 ∼t .a.0 + b.0. When putting them in parallel with process b.0 the relation ∼ 0 is no longer
preserved since (a.0 + b.0) | b.0 can engage in an a-transition while (.a.0 + b.0) | b.0 cannot, as the clock transition
that would enable action a is preempted by the urgent communication on b. We thus have to reﬁne timed bisimulation
and take initial urgent action sets into account.
Deﬁnition 14 (Urgent timed bisimulation). A relation R over P is an urgent timed bisimulation relation if, for all
〈P,Q〉 ∈ R and  ∈ A:
(1) P −→ P ′ implies ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
(2) P −→ P ′ implies U(Q) ⊆ U(P ) and ∃Q′.Q −→ Q′ and 〈P ′,Q′〉 ∈ R.
(3) Q −→ Q′ implies ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
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(4) Q −→ Q′ implies U(P ) ⊆ U(Q) and ∃P ′. P −→ P ′ and 〈P ′,Q′〉 ∈ R.
We write P t Q if 〈P,Q〉 ∈ R for some urgent timed bisimulation relation R, and call t urgent timed
bisimulation.
We have used set inclusion in Conditions (2) and (4) above in analogy to Deﬁnition 3. It is important to note the
following: if P −→ P ′, then Q −→ Q′ by Condition (2), so that Condition (4) becomes applicable. Therefore, we
could just as well require equality of urgent sets in Conditions (2) and (4). This equality is violated for the two processes
a.0 + b.0 and .a.0 + b.0 considered above, although both can engage in a clock transition.
Urgent timed bisimulation is the desired reﬁnement of timed bisimulation, as the following theorem shows.
Theorem 15 (Full abstraction). Urgent timed bisimulation t is the largest congruence contained in ∼t .
Proof. The proof follows line by line a similar proof in our previous work (cf. Theorem 19 in [16]), where we
showed such a statement for a notion of faster-than precongruence (the LV-preorder of Deﬁnition 3) and faster-
than preorder. Their deﬁnitions coincide with Deﬁnitions 13 and 14, respectively, except that they leave out Condi-
tion (4). However, Condition (4) is fully symmetric to Condition (3) and thus poses no problem for adopting the proof
of [16].
We ﬁrst convince ourselves that t is indeed a congruence. All operators of TACS are as in the setting of [16],
with exception of the must-clock and lazy-action preﬁx operators, for which we need to show that P t Q im-
plies .P t .Q and .P t .Q. This is obvious, however, since, e.g., in the ﬁrst case, the initial clock
transition of .P can be matched by the initial clock transition of .Q, and since no action transitions can be
performed.
Establishing that t is the largest congruence contained in ∼t now follows exactly the lines of [16]. In a nutshell,
because t is a congruence contained in ∼t , we have t ⊆∼ct . It remains to show that P t Q, for processes
P,Q ∈ P , whenever C[P ] ∼t C[Q] for all TACS contexts C[_]. To do so, it sufﬁces to consider the relation
∼auxt =df {〈P,Q〉 |CL[P ] ∼t CL[Q] for some ﬁnite L ⊇ sort(P ) ∪ sort(Q)}.
Here, CL[x] =df x |HL and HL =df x.(e.0 +
∑{.(∑d∈L d.0 + dL.x) | L ⊆ L}). Note that HL is well-deﬁned
due to the ﬁniteness of L. The actions e and dL and their complements are taken to be ‘fresh’ actions not in the sorts
of P and Q. The proof now proceeds as in [16] by establishing that ∼auxt is an urgent timed bisimulation relation. 
We can now state and prove the main result of this section.
Theorem 16 (Full abstraction in TACS). Urgent timed bisimulation t is the largest (pre-)congruence contained
in ∼ 0.
Proof. By Theorems 15 and 2, it is sufﬁcient to show that ∼c0 ⊆∼t ⊆ ∼ 0. Since the inclusion ∼t ⊆ ∼ 0 immediately
follows from Deﬁnitions 13 and 1, it remains to show that ∼c0 ⊆∼t . To do so, we prove that the relation aux =df{〈P,Q〉 |CPQ[P ] ∼ 0 CPQ[Q]}, where CPQ[_] =df (_ |HPQ)\sort(PQ), HPQ =df x.
∑
a∈sort(PQ) a.(.x + da.x)+
.(d.x + ..x), and sort(PQ) =df sort(P ) ∪ sort(Q) with da, d /∈ sort(PQ), is a timed bisimulation relation. (Again,
(∼ 0)c ⊆ aux is obvious.) Let P aux Q be arbitrary; we consider the following cases:
(1) P a−→ P ′:
Hence, CPQ[P ] −→ (P ′ | (.HPQ + da.HPQ))\ sort(PQ) −→ CPQ[P ′]. Since CPQ[P ] ∼ 0 CPQ[Q], there ex-
ist Q̂′′, k, l such that CPQ[Q] −→
k −→ −→l Q̂′′ and (P ′ | (.HPQ + da.HPQ))\sort(PQ) ∼ 0+k+l Q̂′′. Due to the
placement of urgent ’s in the context and the fact that da is a distinguished action, we conclude k=l=0 and
Q
a−→ Q′, for some Q′ with Q̂′′ ≡ (Q′ | (.HPQ + da.HPQ))\sort(PQ).
For matching the -transition of (P ′ | (.HPQ + da.HPQ))\sort(PQ) above we similarly know of the existence
of Q̂′, k′, l′ such that Q̂′′ −→k
′
−→ −→l
′
Q̂′ and CPQ[P ′] ∼ 0 Q̂′. Again, because of the placement of urgent ’s in
the context and the fact that da is a distinguished action, we may infer k′=l′=0 and Q̂′ ≡ CPQ[Q′].
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Further,CPQ[P ′] ∼ 0 CPQ[Q′] impliesCP ′Q′ [P ′] ∼ 0 CP ′Q′ [Q′],when considering sort(P ′) ⊆ sort(P ), sort(Q′) ⊆
sort(Q), and the construction of the context. Note that additional summands in HPQ cannot inﬂuence transitions
due to the restriction. Hence, we have shown the existence of a Q′ satisfying Q a−→ Q′ and P ′ aux Q′.
(2) P −→ P ′:
Hence, CPQ[P ] −→ CPQ[P ′]. Since the context has an urgent  enabled and since d and the da are distinguished
actions, the premise P aux Q implies that CPQ[Q] −→ CPQ[Q′] and CPQ[P ′] ∼ 0 CPQ[Q′], for some Q′ with
Q
−→ Q′. As above, CPQ[P ′] ∼ 0 CPQ[Q′] implies P ′ aux Q′.
(3) P −→ P ′:
Hence by our operational rules, CPQ[P ] −→ (P | (d.HPQ + ..HPQ))\sort(PQ) −→ (P ′ | (d.HPQ + .HPQ))\
sort(PQ) −→ CPQ[P ′].
Due to CPQ[P ] ∼ 0 CPQ[Q] we know of the existence of Q̂′′, k, l satisfying CPQ[Q]
−→k −→ −→l Q̂′′ and
(P |(d.HPQ + ..HPQ)) \ sort(PQ) ∼ 0+k+l Q̂′′. Taking into account the urgent ’s initially enabled by the
context and after the context’s -preﬁx (and action d), wemay infer k = 0 and l ∈ {0, 1}, respectively. Formatching
the above second step, i.e., the clock-transition, we distinguish the cases l = 1 and 0.
(a) Case l = 1: Here, Q −→ Q′ and Q̂′′ ≡ (Q′ | (d.HPQ + .HPQ))\sort(PQ) for some Q′.
While Q̂′′ cannot match the second step of the left-hand side, i.e., the clock transition, there is 1 credit available.
Hence, (P ′ | (d.HPQ + .HPQ))\sort(PQ) ∼ 0 (Q′ | (d.HPQ + .HPQ))\sort(PQ).
(b) Case l = 0: Here, Q̂′′ ≡ (Q | (d.HPQ + ..HPQ))\sort(PQ).
Thematching of the clock transition of the left-hand side implies the existence of Q̂′′′ and l′′′ such that Q̂′′ −→l
′′′
Q̂′′′ and (P ′ | (d.HPQ + .HPQ))\sort(PQ) ∼ l′′′ Q̂′′′. Since the context has an urgent -action enabled after
performing its-preﬁxwemay further conclude l′′′ = 1.Hence,Q −→ Q′ and Q̂′′′ ≡ (Q′ | (d.HPQ+.HPQ))\
sort(PQ) for a suitable Q′ and (P ′ | (d.HPQ + .HPQ))\sort(PQ) ∼ 0 (Q′ | (d.HPQ + .HPQ))\sort(PQ).
When matching the third step above, i.e., the second -transition, and since (P ′ | (d.HPQ + .HPQ))\sort(PQ) ∼ 0
(Q′ | (d.HPQ + .HPQ))\sort(PQ), we may infer Q̂′, k′, l′ such that (Q′|(d.HPQ + .HPQ))\sort(PQ) −→
k′ −→
−→l
′
Q̂′ and CPQ[P ′] ∼ 0 Q̂′. Note that the placement of urgent ’s in the context necessarily implies k′=l′=0,
whence Q̂′ ≡ CPQ[Q′] due to action d . Summarising, we have established the existence of aQ′ such thatQ −→ Q′
and P ′ aux Q′.
(4) Q a−→ Q′:
Hence, CPQ[Q] −→ (Q′ | (.HPQ + da.HPQ)) \ sort(PQ) −→ CPQ[Q′]. Since CPQ[P ] ∼ 0 CPQ[Q] and thus
no credits are available to CPQ[P ], we have CPQ[P ] −→ P̂ ′′ and P̂ ′′ ∼ 0 (Q′ | (.HPQ + da.HPQ))\ sort(PQ).
Because Q’s move to Q′ enables the distinguished action da within the context, we may further infer P̂ ′′ ≡
(P ′ | (.HPQ + da.HPQ))\sort(PQ), for some P ′ with P a−→ P ′.
The second step of the right-hand side, i.e., the -transition, can only be matched as follows: P̂ ′′ −→ P̂ ′ and
P̂ ′ ∼ 0 CPQ[Q′], where P̂ ′ ≡ CPQ[P ′]. This is due to the fact that no credits are available to P̂ ′′ and that da is a
distinguished action. Summarising, we have established the existence of a P ′ such that P a−→ P ′ and P ′ aux Q′.
(5) Q −→ Q′:
Hence, CPQ[Q] −→ CPQ[Q′]. Because CPQ[P ] ∼ 0 CPQ[Q], i.e., no credits are available to CPQ[P ], and be-
cause d, da are distinguished actions, we know of the existence of some P̂ ′ satisfying CPQ[P ] −→ P̂ ′, P̂ ′ ∼ 0
CPQ[Q′], and P̂ ′ ≡ CPQ[P ′] for some P ′ such that P −→ P ′. Thus, P ′ aux Q′, too.
(6) Q −→ Q′:
Hence by our operational rules, CPQ[Q] −→ (Q | (d.HPQ + ..HPQ))\sort(PQ) −→ (Q′ | (d.HPQ + .HPQ))\
sort(PQ) −→ CPQ[Q′].
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Since CPQ[P ] ∼ 0 CPQ[Q], i.e., CPQ[P ] has no credits available, we know of the existence of P̂ ′′′ such that
CPQ[P ] −→ P̂ ′′′ and P̂ ′′′ ∼ 0 (Q | (d.HPQ + ..HPQ))\sort(PQ). Moreover, P̂ ′′′ ≡ (P | (d.HPQ + ..HPQ))\
sort(PQ) since d is a distinguished action.
For matching the second step of CPQ[Q] above, i.e., the clock transition, the following two possibilities arise:
(a) The left-hand side process does nothing and gains one credit, whence P̂ ′′ =df (P | (d.HPQ + ..HPQ))\
sort(PQ) ∼ 1 (Q′ | (d.HPQ + .HPQ))\sort(PQ).
When matching the third step of CPQ[Q] above and noting that d is a distinguished action and that one credit
is available, we obtain some P̂ ′ satisfying P̂ ′′ −→ −→ P̂ ′, P̂ ′ ∼ 0 CPQ[Q], and P̂ ′ ≡ CPQ[P ′], for a P ′ such
that P −→ P ′.
(b) The left-hand side engages in a clock transition, too, whence P̂ ′′′ −→ P̂ ′′ ≡ (P ′ | (d.HPQ+.HPQ))\sort(PQ),
for a P ′ such that P −→ P ′.
Matching the third step of CPQ[Q] above and observing that the left-hand side has still no credit available,
there must exist a P̂ ′ satisfying P̂ ′′ −→ P̂ ′, P̂ ′ ∼ 0 CPQ[Q], and P̂ ′ ≡ CPQ[P ′], for some P ′ with P
−→ P ′.
Summarising, we have established in both cases the existence of a P ′ such that P −→ P ′ and P ′ aux Q′. 
Hence, not all faster-than settings on the basis of the amortised faster-than preorder admit a faster-than precongruence
that is a proper precongruence. As shown for the full TACS calculus, it is possible that the obtained fully-abstract
precongruence degrades to a congruence.
5. Discussion
The aim of this section is to investigate when exactly the amortised faster-than preorder, when closed under all
contexts, collapses from a proper precongruence to a congruence.
We have shown in the TACS sub-calculus with only must-clock preﬁxing and lazy actions (cf. Section 3.1) and in
the sub-calculus with only can-clock preﬁxing and urgent actions (cf. Section 3.2) that indeed proper precongruences
are obtained: the MT-preorder and the LV-preorder, respectively. However, when combining both clock preﬁxes as
well as lazy and urgent actions, then the result is a congruence: urgent timed bisimulation (cf. Section 4). We desire
to explore where exactly this borderline lies, by characterising the largest precongruence contained in the amortised
faster-than preorder for other combinations of can-/must-clock preﬁxes and urgent/lazy actions. While some of the
resulting settings might not appear natural, others are practically relevant, and this will be pointed out when analysing
each combination in turn.
5.1. Can-clock preﬁxing and urgent+lazy actions
Here we ﬁnd ourselves in the sub-calculus TACSut investigated in Section 3.1, where additionally lazy actions may
be present. Lazy actions might be used for modelling the potential of errors: many errors in practice can occur at any
moment and thus cannot be associated with maximal delays.
Corollary 17 (Full-abstraction in the can/urgent+lazy setting). The LV-preorder ∼ lv is the largest precongruence
contained in ∼ 0, when considering TACS processes with can-clock preﬁxes only.
Hence, Theorem 6 of Section 3.1 remains valid in the presence of lazy actions. This can be seen by checking the
proof of Theorem 6 as well as all the proofs of [16] on which it depends.
5.2. Must- and can-clock preﬁxing and lazy actions
The setting here is the one of TACSlt , where can-clock preﬁxes are added. This does not change the result we
obtained for the TACSlt setting (cf. Theorem 11 in Section 3.2), when extending the deﬁnition of the MT-preorder ∼mt
(cf. Deﬁnition 7) from processes in P lt to the class of processes considered here.
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Theorem 18 (Full abstraction in the must+can/lazy setting). The MT-preorder ∼mt is the largest precongruence con-
tained in ∼ 0, when considering TACS processes with lazy actions only.
This statement can be deduced by inspecting the proofs of Section 3.2, i.e., the proof of Theorem 11 and the
proofs of the underlying statements adopted from [17], in the presence of -preﬁxes. The only parts that are not
straightforward concern checking whether the MT-preorder ∼mt is also compositional for can-clock preﬁxes and
whether the commutation lemma, Lemma 8, still holds. To do so we ﬁrst need to adapt the syntactic faster-than
preorder  of [17] by adding the clause P  .P .
Deﬁnition 19 (Syntactic faster-than preorder). Relation  ⊆ P̂ × P̂ is deﬁned as the smallest relation satisfying the
following properties, for all P,P ′,Q,Q′ ∈ P̂ .
Always: (1) P  P, (2) (a) P  .P ; (b) P  .P ,
P ′  P , Q′  Q: (3) P ′|Q′  P |Q, (4) P ′ + Q′  P + Q,
(5) P ′ \L  P \L, (6) P ′[f ]  P [f ],
P ′  P , x guarded: (7) P ′[x. P/x]  x. P .
This syntactic faster-than relation possesses the following important property which is adopted from Lemma 5(2) of
the full version of [17] and also used in the next section.
Lemma 20. For any P,P ′, if P −→ P ′ then P ′  P .
The proof of this lemma is by a straightforward induction on the structure of P. Also the other parts of Lemma 5 of
the full version of [17] hold under the modiﬁed syntactic faster-than preorder, in particular P ′  P implies P ′ ∼mt P
for processes P ′, P in the TACS fragment we consider in this subsection. For the proof of Lemma 5 it is important
that these processes satisfy the laziness property, i.e., each of them can perform a time step. We can now prove that the
MT-preorder is compositional for can-clock preﬁxes, in the TACS sub-calculus that is restricted to lazy actions only.
Lemma 21. Let P,Q be TACS processes with lazy actions only. Then P ∼mt Q implies .P ∼mt .Q.
Proof. The only nontrivial case concerns .P −→ P ′ for some action  and process P. By our operational rules we
know that this can only be the case if P −→ P ′. Since P ∼mt Q, there exists some Q′, P ′′, k such that Q
−→k −→ Q′,
P ′ −→k P ′′ and P ′′ ∼mt Q′. Hence, .Q
−→k+1 −→ Q′. Further, due to the laziness property, there exists a process P ′′′
such that P ′′ −→ P ′′′. As seen above (cf. Lemma 20 and the property that R′  R implies R′ ∼mt R for any
processes R′, R), this implies P ′′′ ∼mt P ′′. Hence, P ′
−→k+1P ′′′ and, by transitivity, P ′′′ ∼mt Q′. 
Moreover, since the correctness of the commutation lemma is only based on Lemma 5 of the full version of [17],
the laziness property as well as the time-determinism property, the commutation lemma obviously remains valid even
in the presence of can-clock preﬁxing.
5.3. Can-clock preﬁxing and lazy actions
This combination is one that does not appear to be intuitive. If every action can delay its execution, additional
potential delays speciﬁed by can-clock preﬁxes seem irrelevant and can be omitted (cf. Proposition 22). Further, if
every delay speciﬁed by a clock preﬁx can indeed be omitted, then it appears that delays are not relevant at all and may
thus be safely ignored (cf. Theorem 24).
Proposition 22. P ∼t .P for all TACS processes P with can-clock preﬁxes and lazy actions only.
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Proof. Since P  .P according to Deﬁnition 19(2b), it is sufﬁcient to show that , when restricted to processes, is
a timed bisimulation relation. This is done by induction on the length of inference over . The only interesting case
concerns P  .P :
(1) P −→ P ′ implies .P −→ P ′ by Rule (uPre) and P ′  P ′ by Deﬁnition 19(1).
(2) .P −→ P ′ implies P −→ P ′ by Rule (uPre) and P ′  P ′ by Deﬁnition 19(1).
(3) P −→ P ′ implies .P −→ P by Rule (tuPre) and P ′  P by Lemma 20.
(4) .P −→ P . Because of the laziness property, there exists some P ′ with P −→ P ′. By applying Lemma 20 we
obtain P ′  P .
All other cases only involve a straightforward application of the induction hypothesis. 
Because of the irrelevance of timed behaviour, timed bisimulation ∼t coincides with standard bisimulation ∼ [19]—
where clock transitions are ignored—in the setting considered in this section.
Lemma 23. ∼=∼t on TACS processes P with can-clock preﬁxes and lazy actions only.
Proof. The proof of the non-trivial inclusion “P ∼ Q implies P ∼t Q” is straightforward when ﬁrst stripping the
processes P,Q of their -preﬁxes while preserving timed bisimulation, and thus standard bisimulation, according to
Proposition 22. Note that this stripping can be done along the terms’structure since timed bisimulation is compositional
in the fragment ofTACS studied in this section: timed bisimulation and urgent timed bisimulation coincide in the absence
of urgent actions. 
As expected, the amortised faster-than preorder, when closed under all contexts, degrades to standard bisimulation
in this setting.
Theorem 24 (Full abstraction in the can/lazy setting). Standard bisimulation ∼ is the largest precongruence con-
tained in ∼ 0, when considering TACS processes with can-clock preﬁxes and lazy actions only.
Proof. The inclusion ∼ ⊆ ∼c0 is obvious since ∼=∼t ⊆ ∼ 0 and since ∼=∼t is a (pre-)congruence. To prove the
inverse inclusion ∼c0 ⊆ ∼ we establish the stronger statement ∼ 0 ⊆ ∼.
Let P ∼ 0 Q. Because of Proposition 22 we can remove all -preﬁxes of P and Q to obtain P̂ ∼t P and Q̂ ∼t Q,
respectively, implying P̂ ∼ 0 Q̂. Now, P̂ ∼t Q̂ follows since
⋃
i∈N ∼ i is a timed bisimulation relation on processes
without can-clock preﬁxes and only lazy actions; this property is straightforward since time steps are always possible
and do not change process terms other than unfolding recursion.
Summarising, we have P ∼t P̂ ∼t Q̂ ∼t Q, i.e., P ∼t Q. Lemma 23 now yields P ∼ Q, as desired. 
To conclude, it should be noted that Proposition 22 does not hold in the presence of must-clock preﬁxes. For example,
..a.0 −→ .a.0 and .a.0 −→ a.0, but obviously .a.0 ∼ a.0.
5.4. Must-clock preﬁxing and urgent actions, and more
For the full algebra TACS, we have shown in Section 4 that the largest precongruence contained in the amortised
faster-than preorder is urgent timed bisimulation (cf. Theorem 16). Full TACS combines must- and can-clock preﬁxing
with lazy and urgent actions. When leaving out either lazy actions, or can-clock preﬁxes, or both, the result remains
valid, as can be checked by inspecting the proofs of Section 4. Essentially, the reason is that the context constructed
within this proof uses neither lazy actions nor can-clock preﬁxes.
Most interesting is the case when we are left with must-clock preﬁxing and urgent actions only. This setting coincides
with one of the Hennessy and Regan’s well-known Timed Process Language [13], TPL, in terms of both syntax and
operational semantics, when leaving out TPL’s timeout operator; we refer to this calculus as TPL−. It is important to
note that, for TPL−, urgent timed bisimulation is the same as timed bisimulation; this is because all actions are urgent,
and the bisimulation conditions on actions imply that equivalent processes have the same initial (urgent) actions.
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However, when adding either can-clock preﬁxing or lazy actions to TPL− setting, urgent timed bisimulation needs
to be considered. Indeed, both of these extensions lead to a more expressive calculus than TPL−. For example, the
process .a.0 in the setting must+can-clock preﬁxing and urgent actions cannot be expressed in TPL−.
Proof. Assume the contrary, i.e., there exists a process P in TPL− such that P t .a.0. Because .a.0 ∼t a.0
+ .a.0 and t ⊆∼t , we may infer P ∼t a.0 + .a.0. The processes on both sides of ∼t are actually processes in
TPL−, for which t =∼t . Hence, .a.0 t a.0 + .a.0, which is a contradiction since U(.a.0) = ∅ = {a} =
U(a.0 + .a.0). 
In a similar fashion one can show that a.0, which is a valid process in the must-clock preﬁxing and urgent + lazy-
actions setting, is not expressible in TPL−.
We conclude this section by noting that the full TPL language [13], enriched with can-clock preﬁxing, might be
of interest in itself. This is because TPL with can-clock preﬁxing is more expressive than TPL. For example, the
process ..P can engage in both a clock transition and a -transition. This semantic behaviour is incompatible with
the maximal-progress property in TPL, bearing in mind that every action in TPL is urgent.
6. Related work
Relatively little work has been published on theories that relate processes with respect to speed. This is somewhat
surprising, given the wealth of literature on timed process algebras [6] and the importance of reasoning about time
efﬁciency in system design [18].
Early research on process efﬁciency compares untimed CCS-like terms by counting internal actions either within
a testing-based [22] or a bisimulation-based [3,4] setting. Due to interleaving, for example (.a.0 | .a.b.0)\{a} is
considered to be as efﬁcient as ...b.0, whereas (.a.0 | .a.b.0)\{a} ((.a.0 | .a.b.0)\{a}) is strictly faster than
...b.0 (...b.0) in our setting.
The most closely related research to ours is obviously the one by Moller and Tofts on processes equipped with lower
time bounds [21] and our own on processes equipped with upper time bounds [16]. The work of Moller and Tofts has
recently been revisited by us [17] and completed by adding an axiomatisation for ﬁnite processes, a full-abstraction
result, and a “weak” variant of the MT-preorder that abstracts from the unobservable action . Our work on upper time
bounds [16] features similar results for the LV-preorder. In both papers [17,16], the chosen reference preorders for the
full-abstraction results are less abstract than the amortised faster-than preorder advocated here. Although a couple of
these reference preorders borrowed some idea of amortisation (cf. Deﬁnitions 4 and 9), they were somewhat tweaked to
ﬁt the LV-preorder and the MT-preorder, respectively. Thus, Theorems 6 and 11 are indeed signiﬁcant generalisations
of the corresponding theorems in [16,17] (cf. Theorems 5 and 10), respectively.
Most other published work on faster-than relations focuses on settings with upper time bounds and on preorders
based on De Nicola and Hennessy’s testing theory [11]. Initially, research was conducted within the setting of Petri
nets [24,25], and later for the Theoretical-CSP-style process algebra PAFAS [9]. An attractive feature when adopting
testing semantics is a fundamental result stating that the considered faster-than testing preorder based on continuous-
time semantics coincides with the analogous testing preorder based on discrete-time semantics [25]. It remains to be
seen whether a similar result holds for our bisimulation-based approach.
Corradini et al. [10] have introduced the ill-timed-but-well-caused approach for relating processes with respect to
speed [2,12]. This approach allows system components to attach local time stamps to actions. However, as a byproduct
of interleaving semantics, local time stamps may decrease within action sequences exhibited by concurrent processes.
The presence of these “ill-timed” runs makes it difﬁcult to relate the faster-than preorder of Corradini et al. to ours.
Last, but not least, it must be mentioned that our notion of amortisation and our amortised faster-than preorder have
recently been adapted by Kiehn andArun-Kumar [15] to a general setting of labelled transition systems in which actions
are associated with costs. In our setting of speed, the cost of an action is simply the time it can be delayed. However,
our amortised faster-than preorder is not deﬁned on labelled transition systems but on processes. This is important for
amortised preorders in timed settings since clock ticks of parallel processes are not interleaved but truly concurrent
(cf. Rule (tCom)). In this sense, our work on amortised faster-than preorders is not simply an instance of Kiehn and
Arun-Kumar’s general setting, as is claimed in [15].
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7. Conclusions and future work
In this article, we proposed a general amortised faster-than preorder for unifying bisimulation-based process theo-
ries [21,17,16] that relate asynchronous processes with respect to speed. Our amortised preorder ensures that a faster
processmust execute each action no later than the related slower process does, while both processesmust be functionally
equivalent in the sense of strong bisimulation [19].
Since the amortised faster-than preorder is normally not closed under all system contexts, we characterised the largest
precongruences contained in it for a range of settings. The chosen range is spanned by a two-dimensional space, with
one axis indicating whether only must-clock preﬁxes, only can-clock preﬁxes, or both are permitted, and the other
axis determining whether only lazy actions, only urgent actions, or both kinds of actions are available. In this space,
the settings of Moller/Tofts [21], which is concerned with lower time bounds, and of Lüttgen/Vogler [16], which is
concerned with upper time bounds, can be recognised as “must/lazy” and “can/urgent” combinations, respectively.
Since all reference preorders chosen in [17,16] are less abstract than the amortised faster-than preorder, the results of
this article strengthen the ones obtained for both the Moller/Tofts and the Lüttgen/Vogler approach. The following table
summarises our ﬁndings for each combination of clock preﬁx and action type, i.e., each entry identiﬁes the behavioural
relation that characterises the largest precongruence contained in the amortised faster-than preorder.
Lazy Urgent Lazy + Urgent
Must MT-preorder Timed bisimulation Urgent timed bisim.
Can Bisim. LV-preorder LV-preorder
Must+Can MT-preorder Urgent timed bisim. Urgent timed bisim.
The table shows that the amortised faster-than relation degrades to timed bisimulation as soon as must-clock preﬁxes
and urgent actions come together. In this case, which includes the established process algebra TPL [13], one may
express time intervals by equipping actions with both lower and upper time bounds. Moreover, when extending the
Moller/Tofts approach by can-clock preﬁxing or the Lüttgen/Vogler approach by lazy actions, the MT-preorder and the
LV-preorder, respectively, remain fully abstract.
Future work shall investigate decision procedures for the MT-preorder and the LV-preorder, respectively, in order for
them to be implemented in automated veriﬁcation tools, such as theConcurrencyWorkbenchNC [8]. This is of particular
interest since bisimulation semantics lends itself to more efﬁcient algorithms than testing semantics [1], bearing in mind
that most related work on faster-than relations had focused on testing-based, rather than bisimulation-based, preorders.
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